



IFW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S): SHAHAR, Arie et al. **EXAMINER:** Not yet known
SERIAL NO.: 10/813,108 **GROUP ART UNIT:** 2874
FILED: March 31, 2004 **ATTORNEY DOCKET No.:** P-5864-US
FOR: ALL OPTICAL LOGIC GATES

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

REQUEST FOR CORRECTED FILING RECEIPT

Sir:

Attached is a copy of the official filing receipt received from the U.S. Patent and Trademark Office in connection with the above-identified Application for which issuance of a corrected filing receipt is respectfully requested.


Also, attached is a copy of the Cross-Reference to Related Applications appearing in the specification of the application as filed.

There is an error in that the following data was omitted from the filing receipt:
In addition to the data shown, this application is also a CIP of 10/404,140 filed on 04/02/2003

The correction or the error is not due to an error by Applicant(s) and no fee is due.

If any additional fee is required, the undersigned attorney hereby authorizes the Patent Office to charge such additional fee to Deposit Account 05-0649.

Respectfully submitted,


Caleb Pollack
Attorney for Applicant(s)
Registration No. 37,912

Dated: July 30, 2004

Eitan, Pearl, Latzer & Cohen Zedek, LLP.
10 Rockefeller Plaza, Suite 1001
New York, New York 10020
Tel: (212) 632-3480
Fax: (212) 632-3490



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPL NO.	FILING OR 371 (c) DATE	ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	DRAWINGS	TOT CLMS	IND CLMS
10/813,108	03/31/2004	2874	550	P-5864-US	20	24	6

27130
EITAN, PEARL, LATZER & COHEN ZEDEK LLP
10 ROCKEFELLER PLAZA, SUITE 1001
NEW YORK, NY 10020

EPLC
RECEIVED

15 JUN 2004

CONFIRMATION NO. 5539

FILING RECEIPT



OC000000012933992

Date Mailed: 06/14/2004

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Arie Shahar, Rye Brook, NY;
Eldan Halberthal, Rye Brook, NY;

Domestic Priority data as claimed by applicant

This appln claims benefit of 60/461,796 04/11/2003
and is a CIP of 10/404,077 04/02/2003 *AMD is a CIP of 10/404,146 04/02/2003*
which claims benefit of 60/405,697 08/22/2002

Foreign Applications

If Required, Foreign Filing License Granted: 06/12/2004

Projected Publication Date: 09/23/2004

Non-Publication Request: No

Early Publication Request: No

** SMALL ENTITY **

Title

All optical logic gates

**LICENSE FOR FOREIGN FILING UNDER
Title 35, United States Code, Section 184
Title 37, Code of Federal Regulations, 5.11 & 5.15**

GRANTED


The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Office of Export Administration, Department of Commerce (15 CFR 370.10 (j)); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).



ALL OPTICAL LOGIC GATES

Cross-Reference To Related Applications

This application claims the benefit of U.S. Provisional Patent Application Serial No. 60/461,796, filed April 11, 2003, entitled "All Optical Logic Gates", and is a continuation, in part of US Patent Applications Serial Numbers 10/404,077 and 10/404,140 filed April 2, 2003 entitled "Optical Threshold Devices and Methods". The latter application claims the benefit of US Provisional Patent Application Serial No. 60/405,697, filed August 22, 2002, entitled "Streaming signal control system for digital communications" now filed as four regular US Patent Applications Serial Numbers 10/640,035; 10/640,035; 10/640,017 and 10/640,040 filed August 14, 2003, entitled "All Optical Decoding Systems For Decoding Optical Encoded Data Symbols Across Multiple Decoding Layers", "All Optical Decoding Systems For Optical Encoded Data Symbols", "All Optical Cross Routing Using Decoding Systems For Optical Encoded Data Symbols" and "Compact Optical Delay Lines", respectively.

Field of Invention

The invention relates to optical logic gates, optical communication devices and systems, optical computing devices and systems and in particular to optical AND gates, NAND gates and their combinations used to perform optical logic functions and gates.

Background of the Invention

In the field of optical communication and optical computing there is a strong demand for optical gates capable of performing very fast execution of logic functions,